

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.

194630US2

First Inventor or Application Identifier

Takanobu TAKEUCHI

Title

MICROPHONE UNIT

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

1. ☒ Fee Transmittal Form (e.g. PTO/SB/17)
(Submit an original and a duplicate for fee processing)

2. ☒ Specification Total Pages **24**

3. ☒ Drawing(s) (35 U.S.C. 113) Total Sheets **3**
(Formals)

4. ☒ Oath or Declaration Total Pages **3**
- a. ☒ Newly executed (original)
- b. ☐ Copy from a prior application (37 C.F.R. §1.63(d))
(for continuation/divisional with box 15 completed)
- i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named
in the prior application, see 37 C.F.R. §1.63(d)(2) and
1.33(b).

5. ☐ Incorporation By Reference (usable if box 4B is checked)
The entire disclosure of the prior application, from which a copy of the
oath or declaration is supplied under Box 4B, is considered to be part
of the disclosure of the accompanying application and is hereby
incorporated by reference therein.

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

ACCOMPANYING APPLICATION PARTS

6. ☐ Assignment Papers (cover sheet & document(s))
7. ☐ 37 C.F.R. §3.73(b) Statement ☐ Power of Attorney
(when there is an assignee)
8. ☐ English Translation Document (if applicable)
9. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
10. ☐ Preliminary Amendment
11. ☒ White Advance Serial No. Postcard
12. ☐ Small Entity Statement(s) ☐ Statement filed in prior application. Status still proper and desired.
13. ☒ Certified Copy of Priority Document(s) (1)
(if foreign priority is claimed)
14. ☒ Other: Notice of Priority

15. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application no.:

Prior application information: Examiner: Group Art Unit:

16. Amend the specification by inserting before the first line the sentence:

☐ This application is a ☐ Continuation ☐ Division ☐ Continuation-in-part (CIP)
of application Serial No. Filed on

☐ This application claims priority of provisional application Serial No. Filed

17. CORRESPONDENCE ADDRESS



22850

(703) 413-3000

FACSIMILE: (703) 413-2220

Name: Marvin J. Spivak

Registration No.: 24,913

Signature:

C. Irvin McClelland

Date:

7/20/00

Name:

C. Irvin McClelland
Registration Number 21,124

Registration No.:

Docket No. 194630US2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

INVENTOR(S) Takanobu TAKEUCHI

SERIAL NO: New Application

FILING DATE: Herewith

FOR: MICROPHONE UNIT

JC877 U.S. PTO
09/620595
07/20/00

FEE TRANSMITTAL

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231


FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	15 - 20 =	0	× \$18 =	\$0.00
INDEPENDENT CLAIMS	2 - 3 =	0	× \$78 =	\$0.00
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS (If applicable)			+ \$260 =	\$0.00
<input type="checkbox"/> LATE FILING OF DECLARATION			+ \$130 =	\$0.00
BASIC FEE				\$690.00
TOTAL OF ABOVE CALCULATIONS				\$690.00
<input type="checkbox"/> REDUCTION BY 50% FOR FILING BY SMALL ENTITY				\$0.00
<input type="checkbox"/> FILING IN NON-ENGLISH LANGUAGE			+ \$130 =	\$0.00
<input type="checkbox"/> RECORDATION OF ASSIGNMENT			+ \$40 =	\$0.00
TOTAL				\$690.00

- ☐ Please charge Deposit Account No. 15-0030 in the amount of _____ A duplicate copy of this sheet is enclosed.
- ☒ A check in the amount of **\$690.00** to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge any additional fees which may be required for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND,
MAIER & NEUSTADT, P.C.

Date: 7/20/00


Marvin J. Spivak
Registration No. 34913
C. Irvin McClelland
Registration Number 21,124



22850

Tel. (703) 413-3000
Fax. (703) 413-2220
(OSMMN 11/98)

TITLE OF THE INVENTION

Microphone Unit

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention relates to a microphone unit having an electret capacitor formed in a semiconductor substrate.

Description of the Background Art

Fig. 5 shows a circuit diagram of a conventional microphone unit MU2. The microphone unit MU2 has an electret capacitor EC. When the electret capacitor EC receives a sound pressure, its capacitance value varies, and an input signal V_{in} is generated between both electrodes. Thereby, a voice information is reflected in the input signal V_{in} . An impedance conversion circuit comprising diodes D1 and D2, resistor R1, and N channel MOS transistors T1 and T2, is connected to both terminals of the electret capacitor EC. Specifically, the anode and cathode of the diode D1 are connected to first and second electrodes of the electret capacitor EC, respectively. The anode and cathode of the diode D2 are connected, in the reverse manner of the diode D1, to both terminals of the electret capacitor EC. The resistor R1 is connected in parallel with both terminals of the electret capacitor EC. The source and gate of the transistor T1 are connected to the second and first electrodes of the electret capacitor EC, respectively. The source of the transistor T2 is connected to the drain of the transistor T1. A power supply potential V_{dd} and a fixed potential V_{ref1} are applied to the drain and gate of the transistor T2, respectively. A ground potential GND is applied to each back gate of the transistors T1 and T2. A ground potential GND is also applied to the second electrode of the electret capacitor EC.

25 When no input signal V_{in} is applied, the voltage between the gate and source of

00002705502960

the transistor T1 is maintained at 0 (V), by the diodes D1 and D2, and the resistor R1. With a sound pressure, the capacitance value of the electret capacitor EC varies, and an input signal V_{in} is generated, thereby the voltage between the gate and source of the transistor T1 varies. Upon this, the current passing between the drain and source varies.

5 Since the transistor T1 is a depletion type, current passes between the drain and source even when the voltage between the gate and source is 0 (V). Due to variations in the current passing between the drain and source of the transistor T1, the current passing between the drain and source of the transistor T2 varies, and the voltage between the gate and source of the transistor T2 varies accordingly. The potential variation in the source
10 of the transistor T2 generates an output signal V_{out} . The phase of the output signal V_{out} is the reverse of that of the input signal V_{in} . As the value of the input signal V_{in} decreases, the value of the output signal V_{out} increases. As the value of the input signal V_{in} increases, the value of the output signal V_{out} decreases.

Fig. 6 shows an example of the structure of an electret capacitor EC. The
15 electret capacitor EC has, as a first electrode, a wiring film IL2 disposed above a semiconductor substrate SB. The wiring film IL2 is formed above the semiconductor substrate SB, with insulating films IF1 and IF2 interposed. The electret capacitor EC also has, a second electrode, an electret film EL composed of a dielectric to which a certain amount of electrostatic charge is fixed semipermanently. The electret film EL is
20 disposed above the semiconductor substrate SB and spaced apart from the wiring film IL2. The electret film EL is an oscillating film that oscillates with a sound pressure. In Fig. 6, a ground potential GND is applied to the electret film EL.

The semiconductor substrate SB is, for example, a silicon substrate. In Fig. 6, the semiconductor substrate SB contains, for example, a P type impurity. A ground
25 potential GND is applied to the semiconductor substrate SB. A wiring film IL5 serving

as wiring on the circuit is disposed on an insulating film IF1, and an insulating film IF2 is formed so as to cover the insulating film IF1 and the wiring film IL5. The insulating films IF1 and IF2 are, for example, an oxide film or nitride film, and the wiring films IL2 and IL5 are, for example, a conductive film composed of Al, or the like. An insulative protecting film PF is formed on the upper surface of the wiring film IL2 and insulating film IF2, so as to cover these films. The protecting film PF is also, for example, an oxide film or nitride film.

The diodes D1 and D2, the resistor R1, and the transistors T1 and T2, which are all shown in Fig. 5, but not shown in Fig. 6, are formed in the vicinity of the electret capacitor EC in the semiconductor substrate SB.

In the electret capacitor EC of the structure shown in Fig. 6, a parasitic capacitance will occur between the semiconductor substrate SB and wiring film IL2, because the wiring film IL2 serving as the second electrode is formed in the surface of the semiconductor substrate SB. In Fig. 5, such a parasitic capacitance is represented by "CX". Since the ground potential GND is applied to the semiconductor substrate SB that is a first electrode of the parasitic capacitor CX, the first electrode of the parasitic capacitor CX has the same potential as the electret film EL. Accordingly, the parasitic capacitor CX is connected in parallel with the electret capacitor EC.

A parasitic capacitor will occur even between the gate and source of the transistor T1. In Fig. 5, such a parasitic capacitor is represented by "CG".

In the absence of the above-mentioned parasitic capacitors CX and CG, the voltage between the gate and source of the transistor T1, i.e., an input signal V_{in} , is derived as follows:

$$V_{in} = Q/C_e$$

where C_e is the capacitance value of the electret capacitor EC, and Q is the electric

charge amount of a fixed amount of electrostatic charge held by the electret film EL.

For the case of $C_e=1.0$ (pF), the input signal V_{in} is $Q/(1.0 \times 10^{-12})$ (V).

When the existence of parasitic capacitors CX and CG is taken into consideration, the voltage V_{in} between the gate and source of the transistor T1 is derived as follows:

$$V_{in}=Q/(C_e+C_x+C_g)$$

where C_x is the capacitance value of the parasitic capacitor CX, and C_g is the capacitance value of a parasitic capacitor CG.

Letting the capacitance value C_e be the same value as described above, and letting the sum of the capacitance values C_x and C_g be $C_x+C_g=9.0$ (pF), the input signal V_{in} results in $Q/(10.0 \times 10^{-12})$ (V). Thus, in the existence of the parasitic capacitors CX and CG, the value of the input signal V_{in} is one tenth of that in the absence of the parasitic capacitors CX and CG, thereby weakening the signal to be input between the gate and source of the transistor T1.

That is, by the presence of the parasitic capacitors CX and CG, the value of an input signal V_{in} is reduced and thus less susceptible to variation, thereby lowering the sensitivity of a microphone unit.

SUMMARY OF THE INVENTION

According to a first aspect of the present invention, a microphone unit comprises: an electret capacitor having first and second electrodes; an amplifier with which voltage generated between the first and second electrodes of the electret capacitor is amplified and then outputted; and a capacitor having a first electrode to which the output of the amplifier is applied, and a second electrode connected to the first electrode of the electret capacitor.

In the first aspect, the amplitude of voltage to be generated between the first

and second electrodes of the electret capacitor can be increased because an A.C. signal, which is obtained by removing a D.C. bias component from the output of the amplifier with the capacitor, is transmitted to the first electrode of the electret capacitor. This enables to suppress a reduction in the sensitivity of the microphone unit. In addition, by
5 adjusting the capacitance value of the capacitor, the potential in the second electrode of the electret capacitor and the time of potential variation can be adjusted.

Preferably, the amplifier comprises: a first transistor having a first current electrode, a second current electrode connected to the second electrode of the electret capacitor, and a control electrode connected to the first electrode of the electret capacitor;
10 a current source connected to the first current electrode of the first transistor; and an inverting amplifier having an input terminal connected to the first current electrode of the first transistor.

Preferably, the inverting amplifier comprises: a first resistor having a first terminal connected to the first current electrode of the first transistor, and a second
15 terminal; a first operational amplifier having a negative input terminal connected to the second terminal of the first resistor, a positive input terminal to which a first fixed potential is applied, and an output terminal; and a second resistor having a first terminal connected to the negative input terminal of the first operational amplifier, and a second terminal connected to the output terminal of the first operational amplifier.

20 Preferably, the current source is a second transistor having a first current electrode to which a second fixed potential is applied, a second current electrode connected to the first current electrode of the first transistor, and a control electrode to which a third fixed potential is applied.

Preferably, the amplifier further comprises a voltage follower having an input
25 terminal connected to the first current electrode of the first transistor, and an output

03620595-072000

terminal connected to the input terminal of the inverting amplifier.

Preferably, the microphone unit further comprises: a first diode having a cathode and an anode connected to the first and second electrodes of the electret capacitor, respectively; a second diode having an anode and a cathode connected to the first and
5 second electrodes of the electret capacitor, respectively; and a third resistor connected in parallel with the electret capacitor.

According to a second aspect, a microphone unit comprises: a semiconductor substrate to which a fixed potential is applied; an insulating layer disposed above the semiconductor substrate; an electret capacitor having a first electrode disposed above the
10 insulating layer, and a second electrode that is free to oscillate and spaced apart from the first electrode; an amplifier with which voltage generated between the first and second electrodes of the electret capacitor is amplified and then outputted; and a conductive layer to which the output of the amplifier is applied, the conductive layer facing the first electrode of the electret capacitor and being disposed below the insulating layer.

In the second aspect, the conductive layer is disposed below the insulating layer so as to face the second electrode of the electret capacitor, and the output of the amplifier is applied to the conductive layer. Therefore, the microphone unit of the first aspect can be realized by that a parasitic capacitance to be generated between the first electrode of the electret capacitor and the conductive layer is used as the capacitor in the microphone
15 unit of the first aspect.

Preferably, the amplifier comprises: a first transistor having a first current electrode, a second current electrode connected to the second electrode of the electret capacitor, and a control electrode connected to the first electrode of the electret capacitor; a current source connected to the first current electrode of the first transistor; and an
25 inverting amplifier having an input terminal connected to the first current electrode of the

first transistor.

Preferably, the inverting amplifier comprises: a first resistor having a first terminal connected to the first current electrode of the first transistor, and a second terminal; a first operational amplifier having a negative input terminal connected to the second terminal of the first resistor, a positive input terminal to which a first fixed potential is applied, and an output terminal; and a second resistor having a first terminal connected to the negative input terminal of the first operational amplifier, and a second terminal connected to the output terminal of the first operational amplifier.

Preferably, the current source is a second transistor having a first current electrode to which a second fixed potential is applied, a second current electrode connected to the first current electrode of the first transistor, and a control electrode to which a third fixed potential is applied.

Preferably, the amplifier further comprises a voltage follower having an input terminal connected to the first current electrode of the first transistor, and an output terminal connected to the input terminal of the inverting amplifier.

Preferably, the microphone unit of the second aspect further comprises: a first diode having a cathode and an anode connected to the first and second electrodes of the electret capacitor, respectively; a second diode having an anode and a cathode connected to the first and second electrodes of the electret capacitor, respectively; and a third resistor connected in parallel with the electret capacitor.

According to a third aspect, the microphone unit of the second aspect is characterized in that the conductive layer is an impurity layer formed in the surface of the semiconductor substrate beneath the insulating layer.

In the third aspect, the impurity layer is disposed, as a conductive layer, on the surface of the semiconductor substrate underlying the insulating layer. This facilitates

the formation of the conductive layer by means of semiconductor process, such as ion implantation.

According to a fourth aspect, the microphone unit of the third aspect further comprises a wiring layer that is disposed above the insulating layer, and extends through
5 the insulating layer to make contact with the conductive layer.

In the fourth aspect, since the wiring layer is disposed on the insulating layer, the wiring layer and the first electrode of the electret capacitor can be formed at one time in a single step, thus reducing the number of processing steps.

According to a fifth aspect, the microphone unit of the second aspect is
10 characterized in that: the insulating layer has a first insulating film overlying the semiconductor substrate, and a second insulating film overlying the first insulating film; and that the conductive layer is a wiring layer disposed above the first insulating film and below the second insulating film.

In the fifth aspect, the conductive layer overlies the first insulating film and
15 underlies the second insulating film. Therefore, unlike the third aspect, there is no need to dispose an impurity layer on the surface of the semiconductor substrate, thus reducing the number of processing steps. In addition, since the first insulating film is disposed between the conductive layer and the semiconductor substrate, it is relatively less likely to cause a leakage current. The use of a low-resistance material (e.g., Al) as a conductive
20 layer, is effective in preventing an excess power consumption due to the variation in the output of the amplifier.

It is an object of the present invention to provide a microphone unit capable of suppressing the sensitivity reduction due to a parasitic capacitance that occurs depending on the structure of the electret capacitor.

25 These and other objects, features, aspects and advantages of the present

invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit diagram illustrating a microphone unit according to a first preferred embodiment of the invention;

Fig. 2 is a cross section illustrating a microphone unit according to a second preferred embodiment;

Fig. 3 is a cross section illustrating a microphone unit according to a third preferred embodiment;

Fig. 4 is a cross section illustrating a microphone unit according to a fourth preferred embodiment;

Fig. 5 is a circuit diagram illustrating a conventional microphone unit; and

Fig. 6 is a cross section illustrating the conventional microphone unit.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

First Preferred Embodiment

Fig. 1 shows a microphone unit MU1 according to a first preferred embodiment of the invention. Like the microphone unit MU2 shown in Fig. 5, the microphone unit MU1 also has an electret capacitor EC. When the electret capacitor EC receives a sound pressure, its capacitance value varies, and an input signal V_{in} is generated between both electrodes. The anode and cathode of a diode D1 are connected to first and second electrodes of the electret capacitor EC, respectively. The anode and cathode of a diode D2 are connected, in the reverse manner of the diode D1, in parallel with both terminals of the electret capacitor EC. A resistor R1 is connected in parallel with both terminals of the electret capacitor EC. The source and gate of a transistor T1 are connected to the second and first electrodes of the electret capacitor EC, respectively. The source of a

transistor T2 is connected to the drain of the transistor T1. A power supply potential Vdd and a fixed potential Vref1 are applied to the drain and gate of the transistor T2, respectively. A ground potential GND is applied to each back gate of the transistors T1 and T2. A ground potential GND is also applied to the second electrode of the electret capacitor EC. A parasitic capacitor CG is placed between the gate and source of the transistor T1. A parasitic capacitor CX will be described later.

Operation of an impedance conversion circuit comprising the electret capacitor EC, diodes D1 and D2, resistor R1, and transistors T1 and T2, is the same as the microphone unit MU2, and its description is thus omitted herein.

The microphone unit MU1 according to the first preferred embodiment further comprises operational amplifiers OP1 and OP2, and resistors R2 and R3. An output signal Vout at the drain of the transistor T1 is not only outputted as signal, but also inputted to the positive input terminal of the operational amplifier OP1. The output signal of the operational amplifier OP1 is inputted to the negative input terminal of the operational amplifier OP1, which functions as a voltage follower. It should be noted that the voltage follower be provided to take out voltage signals without affecting the circuit on the input side. If an output signal Vout is detectable without affecting the current passing between the drain and source of the transistors T1 and T2, the operational amplifier OP1 may be omitted.

The output signal of the operational amplifier OP1 is inputted via the resistor R2 to the negative input terminal of the operational amplifier OP2. An output signal Vfb of the operational amplifier OP2 is inputted via the resistor R3 to the negative input terminal of the operational amplifier OP2, which functions as an inverting amplifier. A fixed potential Vref2 is applied to the positive input terminal of the operational amplifier OP2.

The inverting amplifier is provided in order that the output signal V_{out} is fed back to the first electrode of the electret capacitor EC. The output signal V_{fb} of the operational amplifier OP2 is a feed back signal having the same phase as the input signal V_{in} , which is generated by inverting and amplifying an output signal V_{out} . The reason
 5 why the output signal V_{fb} has the same phase as the input signal V_{in} is that the phase of the output signal V_{out} is the reverse of that of the input signal V_{in} , and then is inverted by the operational amplifier OP2. The amplification degree of the output signal V_{fb} to the input signal V_{in} is the product of the amplification degree of the output signal V_{out} in the transistor T1 to the input signal V_{in} , and the amplification degree of the output signal
 10 V_{fb} in the operational amplifier OP2 to the output signal V_{out} . Therefore, it can be considered that the inverting amplifier constitutes an amplifier, together with the transistor T1.

The parasitic capacitor CX will be described hereinbelow. In Fig. 5, the first electrode is the semiconductor substrate SB, and the ground potential GND is applied
 15 thereto. Hence, Fig. 5 represents a parallel connection to the electret capacitor EC. Whereas in the first preferred embodiment, instead of a ground potential GND, an output signal V_{fb} is applied to the first electrode of a parasitic capacitor CX, in order that the output signal V_{fb} is fed back to the first electrode of the electret capacitor EC. Thus, in the representation of Fig. 1, the parasitic capacitor CX is not connected in parallel with
 20 the electret capacitor EC, but the first electrode of the parasitic capacitor CX is connected to the output terminal of the operational amplifier OP2, and its second electrode is connected to the first electrode of the electret capacitor EC.

When an output signal V_{fb} is applied to the first electrode of the parasitic capacitor CX, the parasitic capacitor CX functions as a coupling capacitor, and removes a
 25 D.C. bias component in the output signal V_{fb} , in order to transmit only an A.C. signal to

the first electrode of the electret capacitor EC. Hereat, the value of the A.C. signal transmitted to the first electrode of the electret capacitor EC is amplified by adjusting the amplification degree of the output signal Vfb to the input signal Vin, that is, the amplification degree of voltage signal in each of the transistor T1 and operational

5 amplifier OP2. Thereby, the amplitude value of the voltage between the gate and source of the transistor T1 approaches the value of the input signal Vin in the absence of the parasitic capacitors CX and CG. As stated earlier, since the output signal Vfb is a feed back signal having the same phase as the input signal Vin, the A.C. signal to be transmitted to the first electrode of the electret capacitor EC has also the same phase as

10 the input signal Vin, thereby enhancing the potential variation in the first electrode of the electret capacitor EC. Therefore, the signal between the gate and source of the transistor T1, which has been weakened under the influence of the parasitic capacitors CX and CG, can be amplified to suppress the influence of the parasitic capacitors CX and CG on the microphone unit. That is, when the output signal Vfb that is a feedback signal having

15 the same phase as the input signal Vin is applied to the first electrode of the parasitic capacitor CX, the potential variation in its second electrode is enhanced. This allows for an increase in the voltage between the gate and source of the transistor T1, and thus suppress the sensitivity of the microphone unit MU1 from lowering due to the parasitic capacitor CX.

20 If the capacitance value of the parasitic capacitor CX is adjustable, it is able to adjust the ratio of the voltage applied to the both terminals of the parasitic capacitor CX to the voltage applied to the electret capacitor EC, which are contained in the output signal Vfb, as well as the time of the potential variation in the first electrode of the electret capacitor EC.

25 The amplification degree of the voltage signal obtained from both of the

transistor T1 and operational amplifier OP2 is preferably adjusted such that the A.C. signal transmitted to the first electrode of the electret capacitor EC does not exceed the value of the input signal V_{in} in the absence of the parasitic capacitors CX and CG. This is because the A.C. signal having a greater value than the input signal V_{in} in the absence of the parasitic capacitors CX and CG, results in the positive feedback, and an oscillating phenomenon might occur, failing to function as a microphone unit.

With the microphone unit MU1 of the first preferred embodiment, the A.C. signal which is obtained by removing the D.C. bias component from the output signal V_{fb} with the parasitic capacitor CX, is transmitted to the first electrode of the electret capacitor EC. It is therefore able to amplify the input signal V_{in} to be generated between the first and second electrodes of the electret capacitor EC. This allows for an increase in the voltage between the gate and source of the transistor T1, thereby suppressing the sensitivity of the microphone unit MU1 from lowering due to the parasitic capacitor CX. Also, the potential in the first electrode of the electret capacitor EC and the time of the potential variation can be adjusted by controlling the capacitance value of the parasitic capacitor CX.

Although in the first preferred embodiment the MOS transistors are used for the transistors T1 and T2, it is, of course, possible to use bipolar transistors. In that event, the gate, drain and source in the foregoing description should be read base, collector and emitter, respectively.

Second Preferred Embodiment

A second preferred embodiment shows an example of the structure in the vicinity of the electret capacitor EC of the microphone unit MU1 according to the first preferred embodiment. Fig. 2 is a cross section of its structure in which an electret capacitor EC has, as a first electrode, a wiring film IL2 disposed above a semiconductor

substrate SB, as in Fig. 6. The wiring film IL2 is disposed above the semiconductor substrate SB, with insulating films IF1 and IF2 interposed. The electret capacitor EC also has, a second electrode, an electret film EL composed of a dielectric to which a certain amount of electrostatic charge is fixed semipermanently. The electret film EL is
5 disposed above the semiconductor substrate SB and spaced apart from the wiring film IL2. The electret film EL is an oscillating film that oscillates with a sound pressure. A ground potential GND is applied to the electret film EL.

The semiconductor substrate SB is, for example, a silicon substrate. In Fig. 2, the semiconductor substrate SB contains, for example, a P type impurity. A ground
10 potential GND is applied to the semiconductor substrate SB. Impurity layers WL1 to WL3 are formed in the surface of the semiconductor substrate SB, by means of ion implantation or the like. Specifically, N type impurity layer WL2 is disposed below the wiring film IL2, and P type impurity layers WL1 and WL3 surround the N type impurity layer WL2 for effecting element isolation.

15 A wiring film IL1 that is the wiring for making connection to the output terminal of an operational amplifier OP2, is disposed on the insulating film IF1. The wiring film IL1 extends through the insulating film IF1 and makes contact with the N type impurity layer WL2 formed in the semiconductor substrate SB. At the contact portion with the wiring film IL1 in the N type impurity layer WL2, a contact region CT having a
20 relatively high impurity concentration is provided for reducing the resistance value in the contact portion.

An insulating film IF2 is formed so as to cover the insulating film IF1 and the wiring film IL1. The insulating films IF1 and IF2 are, for example, an oxide film or nitride film, and the wiring films IL1 and IL2 are, for example, a conductive film
25 composed of Al or the like. An insulative protecting film PF is formed on the upper

surface of the wiring film IL2 and insulating film IF2, so as to cover these films. The protecting film PF is also, for example, an oxide film or nitride film.

Further, the diodes D1 and D2, the resistors R1 to R3, the transistors T1 and T2, and operational amplifiers OP1 and OP2, which are all shown in Fig. 1, but not shown in Fig. 2, are formed in the vicinity of the electret capacitor EC in the semiconductor substrate SB.

Thus, in the case where the N type impurity layer WL2 is disposed on the surface of the semiconductor substrate SB, and the output signal Vfb of the operational amplifier OP2 is applied thereto via the wiring film IL2, the parasitic capacitor CX, which has conventionally been caused between the wiring film IL2 and semiconductor substrate SB, will occur between the wiring film IL2 and N type impurity layer WL2. Therefore, like the circuit diagram shown in Fig. 1, the parasitic capacitor CX will be formed between the first electrode of the electret capacitor EC and the output terminal of the operational amplifier OP2.

Since the transistor T1 is a depletion type, an output signal Vout has a positive D.C. bias even in the absence of the input of an input signal Vin. Accordingly, with a suitable setting of a fixed potential Vref2, the output signal Vfb outputted from the operational amplifier OP2 also becomes positive. Upon this, the potential of the N type impurity layer WL2 becomes positive and thus higher than the potential GND of the semiconductor substrate SB. As a result, the reverse bias state of a PN junction is formed between the N type impurity layer WL2 and semiconductor substrate SB, and little or no current flows therebetween.

With the microphone unit of the second preferred embodiment, the N type impurity layer WL2 is formed in the surface of the semiconductor substrate SB, and the output signal Vfb of the operational amplifier OP2 is applied thereto via the wiring film

IL2. Therefore, the microphone unit according to the first preferred embodiment can be realized easily by means of semiconductor process, such as ion implantation.

The capacitance value of the parasitic capacitor CX is adjustable by the thickness and dielectric constant of the insulating films IF1 and IF2, and the area of the wiring film IL2 and N type impurity layer WL2. Accordingly, as described in the first preferred embodiment, it is able to adjust the ratio of the voltage applied to the both terminals of the parasitic capacitor CX to the voltage applied to the electret capacitor EC, which are contained in the output signal Vfb, as well as the time of the potential variation in the first electrode of the electret capacitor EC.

Third Preferred Embodiment

A third preferred embodiment is a modification of the microphone unit according to the second preferred embodiment. Fig. 3 is a cross section illustrating its structure. In Fig. 3, components having the same function as in the microphone unit of the second preferred embodiment are identified by the same reference numeral.

In a microphone unit of the third preferred embodiment, no insulating film IF2 is formed, and a wiring film IL3 corresponding to the wiring film IL2 is formed on an insulating film IF1, like a wiring film IL1. By disposing the wiring film IL3 on the insulating film IF1, together with the wiring film IL1, these wiring films can be formed at one time in a single photolithography step in the process of manufacturing a microphone unit, thus reducing the number of processing steps. In addition, the omission of an insulating film IF2 allows for a reduction in the material cost.

Other constructions are common to the second preferred embodiment, and its description is thus omitted herein.

Fourth Preferred Embodiment

A fourth preferred embodiment is also a modification of the microphone unit

according to the second preferred embodiment. Fig. 4 is a cross section illustrating its structure. In Fig. 4, components having the same function as in the microphone unit of the second preferred embodiment are identified by the same reference numeral.

In a microphone unit of the fourth preferred embodiment, none of impurity layers WL1 to WL3 and a contact region CT are formed, and a wiring film IL4 corresponding to the wiring film IL1 is formed on an insulating film IF1. It should be noted that the wiring film IL4 extends beneath a wiring film IL2, and it also functions as a first electrode of a parasitic capacitor CX, in place of an N type impurity layer WL2.

Thus, by forming the wiring film IL4 so as to extend beneath the wiring film IL2, there is no need to form impurity layers WL1 to WL3 and a contact region CT, thereby reducing the number of processing steps.

When the N type impurity layer WL2 is employed as a first electrode of the parasitic capacitor CX, as in the second or third preferred embodiment, it is expected that a leakage current might occur in a semiconductor substrate SB, to make the potential of the N type impurity layer WL2 unstable, alternatively, that an excess power consumption might occur as the output signal Vfb varies, because of a high resistance value of the N type impurity layer WL2.

On the other hand, in the fourth preferred embodiment, when the wiring film IL4 functions as the first electrode of the parasitic capacitor CX, instead of the N type impurity layer WL2, it is relatively less liable to cause a leakage current, because the insulating film IF1 is disposed between the wiring film IL4 and the semiconductor substrate SB. In addition, when a material having a low resistance (e.g., Al) is used as a wiring film IL4, it is less liable to cause an excess power consumption as the output signal Vfb varies.

Other constructions are common to the second preferred embodiment and its

description is therefore omitted herein.

While the invention has been shown and described in detail, the foregoing description is in all aspects illustrative and not restrictive. It is therefore understood that numerous modifications and variations can be devised without departing from the scope of the invention.

5

09620595-072000

WHAT IS CLAIMED IS:

1. A microphone unit comprising:

an electret capacitor having first and second electrodes;

5 an amplifier with which voltage generated between said first and second electrodes of said electret capacitor is amplified and then outputted; and

a capacitor having a first electrode to which the output of said amplifier is applied, and a second electrode connected to said first electrode of said electret capacitor.

10 2. The microphone unit according to claim 1, wherein said amplifier comprises:

a first transistor having a first current electrode, a second current electrode connected to said second electrode of said electret capacitor, and a control electrode connected to said first electrode of said electret capacitor;

15 a current source connected to said first current electrode of said first transistor; and

an inverting amplifier having an input terminal connected to said first current electrode of said first transistor.

20 3. The microphone unit according to claim 2, wherein said inverting amplifier comprises:

a first resistor having a first terminal connected to said first current electrode of said first transistor, and a second terminal;

25 a first operational amplifier having a negative input terminal connected to said second terminal of said first resistor, a positive input terminal to which a first fixed

09620595.072000

potential is applied, and an output terminal; and

a second resistor having a first terminal connected to said negative input terminal of said first operational amplifier, and a second terminal connected to said output terminal of said first operational amplifier.

5

4. The microphone unit according to claim 2, wherein said current source is a second transistor having a first current electrode to which a second fixed potential is applied, a second current electrode connected to said first current electrode of said first transistor, and a control electrode to which a third fixed potential is applied.

10

5. The microphone unit according to claim 2, wherein said amplifier further comprises a voltage follower having an input terminal connected to said first current electrode of said first transistor, and an output terminal connected to said input terminal of said inverting amplifier.

15

6. The microphone unit according to claim 2 further comprising:

a first diode having a cathode and an anode connected to said first and second electrodes of said electret capacitor, respectively;

a second diode having an anode and a cathode connected to said first and second electrodes of said electret capacitor, respectively; and

20

a third resistor connected in parallel with said electret capacitor.

7. A microphone unit comprising:

a semiconductor substrate to which a fixed potential is applied;

25

an insulating layer disposed above said semiconductor substrate;

an electret capacitor having a first electrode disposed above said insulating layer, and a second electrode that is free to oscillate and spaced apart from said first electrode;

an amplifier with which voltage generated between said first and second
5 electrodes of said electret capacitor is amplified and then outputted; and

a conductive layer to which the output of said amplifier is applied, said conductive layer facing said first electrode of said electret capacitor and being disposed below said insulating layer.

10 8. The microphone unit according to claim 7, wherein said conductive layer is an impurity layer formed in the surface of said semiconductor substrate beneath said insulating layer.

15 9. The microphone unit according to claim 8 further comprising a wiring layer that is disposed above said insulating layer, and extends through said insulating layer to make contact with said conductive layer.

10. The microphone unit according to claim 7, wherein,
said insulating layer has a first insulating film overlying said semiconductor
20 substrate, and a second insulating film overlying said first insulating film, and
said conductive layer is a wiring layer disposed above said first insulating film and below said second insulating film.

11. The microphone unit according to claim 7, wherein said amplifier
25 comprises:

a first transistor having a first current electrode, a second current electrode connected to said second electrode of said electret capacitor, and a control electrode connected to said first electrode of said electret capacitor;

a current source connected to said first current electrode of said first transistor;

5 and

an inverting amplifier having an input terminal connected to said first current electrode of said first transistor.

12. The microphone unit according to claim 11 wherein said inverting
10 amplifier comprises:

a first resistor having a first terminal connected to said first current electrode of said first transistor, and a second terminal;

a first operational amplifier having a negative input terminal connected to said
15 second terminal of said first resistor, a positive input terminal to which a first fixed potential is applied, and an output terminal; and

a second resistor having a first terminal connected to said negative input terminal of said first operational amplifier, and a second terminal connected to said output terminal of said first operational amplifier.

20 13. The microphone unit according to claim 11, wherein said current source is a second transistor having a first current electrode to which a second fixed potential is applied, a second current source connected to said first current electrode of said first transistor, and a control electrode to which a third fixed potential is applied.

25 14. The microphone unit according to claim 11, wherein said amplifier further

comprises a voltage follower having an input terminal connected to said first current electrode of said first transistor, and an output terminal connected to said input terminal of said inverting amplifier.

- 5 15. The microphone unit according to claim 11 further comprising:
- a first diode having a cathode and an anode connected to said first and second electrodes of said electret capacitor, respectively;
- a second diode having an anode and a cathode connected to said first and second electrodes of said electret capacitor, respectively; and
- 10 a third resistor connected in parallel with said electret capacitor.

000220" 55502950


ABSTRACT OF THE DISCLOSURE

A microphone unit capable of suppressing the sensitivity reduction due to a parasitic capacitance that occurs depending on the structure of an electret capacitor, can
5 be realized by the following manner. Specifically, an output signal (V_{out}) that is the inverted output of an input signal (V_{in}) is inputted to an operational amplifier (OP2) that is an inverting amplifier, such that the output signal (V_{out}) has the same phase as the input signal (V_{in}) and is amplified. With an output signal (V_{fb}) of the operational amplifier (OP2) connected to a first electrode of a parasitic capacitor (CX), the parasitic
10 capacitor (CX) functions as a coupling capacitor, while a feedback is applied to an electret capacitor (EC). This allows for an increase in the voltage between both terminals of the electret capacitor (EC), and thus suppresses that the sensitivity of the microphone unit is lowered due to the parasitic capacitor.

000220 55502960

The diagram shows a multi-stage amplifier circuit. The input signal V_{in} is applied to a network of components: a capacitor EC , a capacitor CX , a diode $D1$, a diode $D2$, a resistor $R1$, and a capacitor CG . The output of this network is connected to the base of a BJT transistor $T1$. The emitter of $T1$ is connected to ground. The collector of $T1$ is connected to the base of another BJT transistor $T2$. The emitter of $T2$ is connected to ground. The collector of $T2$ is connected to the output node V_{out} . A feedback loop is formed by a resistor $R2$ connecting V_{out} to the non-inverting input of an operational amplifier $OP1$. The inverting input of $OP1$ is connected to ground. The output of $OP1$ is connected to the non-inverting input of a second operational amplifier $OP2$. The inverting input of $OP2$ is connected to ground. The output of $OP2$ is connected to the input of $OP1$ through a resistor $R3$. A reference voltage V_{ref1} is applied to the base of $T2$. A reference voltage V_{ref2} is applied to the non-inverting input of $OP2$. The power supply V_{dd} is connected to the positive supply pins of both $OP1$ and $OP2$. The ground connection is labeled GND .

F I G . 2



A detailed cross-sectional view of a semiconductor device. The structure consists of several layers and regions. At the top, there is a layer labeled EC, which is divided into two parts: IL3 and EL. Below this is a layer labeled IL1. A gate stack is formed on top of the IL1 layer, consisting of a gate dielectric layer (hatched with diagonal lines) and a gate electrode layer (hatched with cross-hatching). The gate electrode is connected to a terminal labeled Vfb. The gate stack is positioned over a channel region labeled N. The channel region is flanked by two regions labeled P+. Below the channel region is a layer labeled P. The device is connected to ground (GND) at two points: one on the left and one on the right. The right ground connection is labeled GND. The device is also connected to a terminal labeled PF. The device is formed on a substrate labeled SB. The substrate is divided into three regions: WL3 on the left, WL2 in the center, and WL1 on the right. A contact region labeled CT is located between WL3 and WL2. The device is also connected to a terminal labeled IF1. The device is formed on a substrate labeled SB.

FIG. 5

< BACKGROUND ART >





FIG. 6

< BACKGROUND ART >



Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者（下記の名称が複数の場合）であると信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled.

MICROPHONE UNIT

上記発明の明細書は、

the specification of which

☐ 本書に添付されています。

☒ is attached hereto.

☐ ____月____日に提出され、米国出願番号または特許協定条約国際出願番号を____とし、
(該当する場合) ____に訂正されました。

☐ was filed on _____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条 (a) - (d) 項又は365条 (b) 項に基づき下記の、米国以外の国の少なくとも一カ国を指定している特許協力条約365 (a) 項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

Prior Foreign Application(s)

外国での先行出願

2000-36326	Japan
(Number)	(Country)
(番号)	(国名)
(Number)	(Country)
(番号)	(国名)

私は、第35編米国法典119条 (e) 項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.)	(Filing Date)
(出願番号)	(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条 (c) に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.)	(Filing Date)
(出願番号)	(出願日)

(Application No.)	(Filing Date)
(出願番号)	(出願日)

私は、私自信の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Claimed
優先権主張

February 15, 2000	<input checked="" type="checkbox"/> <input type="checkbox"/>
(Day/Month/Year Filed)	Yes No
(出願年月日)	はい いいえ
(Day/Month/Year Filed)	<input type="checkbox"/> <input type="checkbox"/>
(出願年月日)	Yes No
	はい いいえ

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)	(Filing Date)
(出願番号)	(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration
(日本語宣言書)

委任状：私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。
(弁護士、または代理人の指名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number)

Norman F. Oblon, Registration Number 24,618; Marvin J. Spivak, Registration Number 24,913; C. Irvin McClelland, Registration Number 21,124; Gregory J. Maier, Registration Number 25,599; Arthur I. Neustadt, Registration Number 24,854; Richard D. Kelly, Registration Number 27,757; James D. Hamilton, Registration Number 28,421; Eckhard H. Kuesters, Registration Number 28,870; Robert T. Pous, Registration Number 29,099; Charles L. Gholz, Registration Number 26,395; Vincent J. Sunderdick, Registration Number 29,004; William E. Beaumont, Registration Number 30,996; Steven B. Kelber, Registration Number 30,073; Robert F. Gnuse, Registration Number 27,295; Jean-Paul Lavalleye, Registration Number 31,451; Stephen G. Baxter, Registration Number 32,884; Martin M. Zoltick, Registration Number 35,745; Robert W. Hahl, Registration Number 33,893; Richard L. Treanor, Registration Number 36,379; Steven P. Weihrouch, Registration Number 32,829; John T. Goolkasian, Registration Number 26,142; Marc R. Labgold, Registration Number 34,651; William J. Healey, Registration Number 36,160; Richard L. Chinn, Registration Number 34,305; Steven E. Lipman, Registration Number 30,011; Carl E. Schlier, Registration Number 34,426; James J. Kulbaski, Registration Number 34,648; Catherine B. Richardson, Registration Number 39,007; Richard A. Neifeld, Registration Number 35,299; and J. Derek Mason, Registration Number 35,270; with full powers of substitution and revocation.

書類送付先

Send Correspondence to:

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.
FOURTH FLOOR
1755 JEFFERSON DAVIS HIGHWAY
ARLINGTON, VIRGINIA 22202 U.S.A.

直接電話連絡先：(名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)
(703) 413-3000

唯一または第一発明者名	Full name of sole or first inventor Takanobu TAKEUCHI
発明者の署名 日付	Inventor's signature Date <i>Takanobu Takeuchi</i> June 22, 2000
住所	Residence TOKYO, JAPAN
国籍	Citizenship JAPAN
私書箱	Post Office Address c/o Mitsubishi Denki Kabushiki Kaisha, 2-3, Marunouchi 2-chome, Chiyoda-ku, TOKYO 100-8310 JAPAN
第二共同発明者	Full name of second joint inventor, if any
第二共同発明者の署名 日付	Second Inventor's signature Date
住所	Residence
国籍	Citizenship
私書箱	Post Office Address

(第三以降の共同発明者についても同様に記載し、署名すること)

(Supply similar information and signature for third and subsequent joint inventors.)